lab1:用c語言寫RISC-V的指令 lab2:用assembly language 寫merge sort跟數獨 lab3:用verilog 寫single cycle cpu lab4:用verilog 寫pipeline cpu